Catalogo dei prodotti della ricerca

MENICHELLI, FRANCESCO
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 1.954
EU - Europa 998
AS - Asia 374
SA - Sud America 13
AF - Africa 5
OC - Oceania 2
Totale 3.346
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 1.928
IT - Italia 522
SG - Singapore 188
SE - Svezia 109
UA - Ucraina 78
IN - India 76
CN - Cina 74
FI - Finlandia 67
GB - Regno Unito 52
DE - Germania 30
NL - Olanda 25
RU - Federazione Russa 21
CA - Canada 20
FR - Francia 17
ID - Indonesia 17
BG - Bulgaria 13
IE - Irlanda 12
RS - Serbia 9
BR - Brasile 8
ES - Italia 8
RO - Romania 8
BE - Belgio 5
MX - Messico 5
PL - Polonia 5
AR - Argentina 4
CH - Svizzera 4
KR - Corea 4
LU - Lussemburgo 4
HK - Hong Kong 3
JP - Giappone 3
AE - Emirati Arabi Uniti 2
AT - Austria 2
CZ - Repubblica Ceca 2
LB - Libano 2
LT - Lituania 2
AM - Armenia 1
AU - Australia 1
CL - Cile 1
EE - Estonia 1
IR - Iran 1
LV - Lettonia 1
MU - Mauritius 1
MY - Malesia 1
NO - Norvegia 1
NZ - Nuova Zelanda 1
PA - Panama 1
SC - Seychelles 1
TG - Togo 1
TH - Thailandia 1
TN - Tunisia 1
VN - Vietnam 1
ZA - Sudafrica 1
Totale 3.346
Salva come PNG Salva come JPEG
Città #
Fairfield 308
Rome 265
Santa Clara 167
Ashburn 144
Singapore 143
Woodbridge 140
Chandler 123
Cambridge 114
Seattle 112
Wilmington 111
Houston 106
Ann Arbor 67
Princeton 53
San Paolo di Civitate 52
Beijing 43
Helsinki 38
Plano 38
Lawrence 34
San Diego 24
New York 21
Milan 19
Millbury 18
Boston 17
Des Moines 16
Southend 16
Dearborn 15
Jakarta 15
Toronto 14
Norwalk 13
Sofia 13
Andover 12
Dublin 12
Jacksonville 12
Agropoli 11
Meppel 10
Belgrade 9
London 9
Redwood City 8
Falkenstein 7
Naples 7
Turin 7
Nanjing 6
Phoenix 6
Brussels 5
Moscow 5
Ottawa 5
Aprilia 4
Boardman 4
Bühl 4
Falls Church 4
Grenoble 4
Krakow 4
Kunming 4
Luxembourg 4
Mexico 4
Parnamirim 4
Uffing 4
Barcelona 3
Bilbao 3
Duncan 3
Federal 3
Frascati 3
Fuzhou 3
Geneva 3
Genova 3
Guangzhou 3
Hefei 3
Hong Kong 3
Lappeenranta 3
Lodi 3
Mannheim 3
Nagamineminami 3
San Mateo 3
Suwon 3
Varedo 3
Abu Dhabi 2
Albano Laziale 2
Belfast 2
Boca Raton 2
Bologna 2
Braunschweig 2
Buccinasco 2
Chengdu 2
Columbus 2
Dronten 2
Fasano 2
Fiumicino 2
Genoa 2
Jandira 2
Laurel 2
Los Angeles 2
Lugo 2
Nahe 2
New Bedfont 2
Noordwijk aan Zee 2
Nuremberg 2
Orlando 2
Parets del Vallès 2
Pineto 2
Salerno 2
Totale 2.538
Salva come PNG Salva come JPEG
Nome #
Dosimetric characterization of an irradiation set-up for electronic components testing at the TOP-IMPLART proton linear accelerator 152
Testing power-analysis attack susceptibility in Register Transfer Level designs 101
Impact of approximate memory data allocation on a H.264 software video encoder 96
MPARM: Exploring the multi-processor SoC design space with SystemC 96
A RISC-V fault-tolerant microcontroller core architecture based on a hardware thread full/partial protection and a thread-controlled Watch-dog timer 95
A platform-based emulator for mass-storage flash cards evaluation in embedded systems 93
AppropinQuo: a platform emulator for exploring the approximate memory design space 91
Klessydra-T: Designing vector coprocessors for multithreaded edge-computing cores 87
Introducing approximate memory support in Linux Kernel 86
Approximate memory support for Linux early allocators in ARM architectures 86
Synthesis time reconfigurable floating point unit for transprecision computing 86
Investigation on the optimal pipeline organization in RISC-V multi-threaded soft processor cores 84
An emulator for approximate memory platforms based on QEmu 81
Full system emulation of approximate memory platforms with AppropinQuo 80
Fault resilience analysis of a RISC-V microprocessor design through a dedicated UVM environment 80
A class of code compression schemes for reducing power consumption in embedded microprocessor systems 78
The microarchitecture of a multi-threaded RISC-V compliant processing core family for IoT end-nodes 77
Quality aware approximate memory in RISC-V Linux Kernel 73
Implementation of dynamic acceleration unit exchange on a RISC-V soft-processor 70
A regulation-based security evaluation method for data link in wireless sensor network 70
Static minimization of total energy consumption in memory subsystem for scratchpad-based systems-on-chips 68
Characterizing noise pulse effects on the power consumption of idle digital cells 68
High level side channel attack modeling and simulation for security-critical systems-on-chips 67
Side channel analysis resistant design flow 67
Contextual bandits algorithms for reconfigurable hardware accelerators 67
Customizable vector acceleration in extreme-edge computing. A risc-v software/hardware architecture study on VGG-16 implementation 66
A new algorithm for convergence verification in circuit level simulations 66
A simulation-based power-aware architecture exploration of a multiprocessor system-on-chip design 64
Optimal pipeline stage balancing in the presence of large isolated interconnect delay 64
A post-compiler approach to scratchpad mapping of code 62
null 61
A model-based methodology to generate code for timer units 60
Narrowband delay tolerant protocols for WSN applications. Characterization and selection guide 58
Efficient Mathematical Accelerator Design Coupled with an Interleaved Multi-threading RISC-V Microprocessor 47
Wireless and Ad Hoc Sensor Networks: An Industrial Example Using Delay Tolerant, Low Power Protocols for Security-Critical Applications 46
null 45
Quality aware selective ECC for approximate DRAM 45
A flexible SystemC simulator for multiprocessor systems-on-chip 42
A delay model allowing nano-CMOS standard cells statistical simulation at the logic level 42
Homogeneous Tightly-Coupled Dual Core Lock-Step with No Checkpointing Redundancy 38
Contributions in evaluating the statistical impact of technology variations on delay and power dissipation of logic cells 37
Fault-tolerant hardware acceleration for high-performance edge-computing nodes 36
An fpga-based risc-v computer architecture orbital laboratory on a pocketqube satellite 36
Performance evaluation of Jpeg2000 implementation on VLIW cores, SIMD cores and multi-cores 36
A Fault Tolerant soft-core obtained from an Interleaved-Multi- Threading RISC- V microprocessor design 35
Low-Noise tunable DC-DC converter for high-resistance thin film heaters 34
Evaluation of Dynamic Triple Modular Redundancy in an Interleaved-Multi-Threading RISC-V Core 34
Improving SET fault resilience by exploiting buffered DMR microarchitecture 33
Tiktak: A scalable simulator of wireless sensor networks including hardware/software interaction 33
Delay-tolerant, low-power protocols for large security-critical wireless sensor networks 32
Design and evaluation of buffered triple modular redundancy in interleaved-multi-threading processors 30
Modellazione e simulazione ad alto livello di attacchi a sistemi digitali integrati per applicazioni crittografiche 29
SystemC based Simulator for Virtual Prototyping of Large Scale Distributed Embedded Control Systems 27
Design, implementation and evaluation of a new variable latency integer division scheme 26
Analysis of a Fault Tolerant Edge-Computing Microarchitecture Exploiting Vector Acceleration 26
Results on Leakage Power Management in Scratchpad-­based Embedded System 23
AeneasHDC: an automatic framework for deploying hyperdimensional computing models on FPGAs 22
Software Optimization of the JPEG2000 Algorithm on a VLIW CPU Core for System-on-Chip Implementation 21
A universal hardware emulator for verification IPs on FPGA: a novel and low-cost approach 17
A space-rated soft IP-core compatible with the PIC®hardware architecture and instruction set 14
Dynamic triple modular redundancy in interleaved hardware threads: an alternative solution to lockstep multi-cores for fault-tolerant systems 12
Heterogeneous tightly-coupled dual core architecture against single event effects 12
Portable temperature-controlled system integrating thin-film sensors and actuators for biochemical analysis on transparent substrate 12
Efficient machine learning algorithm for embedded tactile data processing 8
Single event transient reliability analysis on a fault-tolerant RISC-V microprocessor design 7
A RISC-V fault-tolerant soft-processor based on full/partial heterogeneous dual-core protection 6
Scalable virtual prototyping of distributed embedded control in a modern elevator system 6
Totale 3.549
Salva come PNG Salva come JPEG
Categoria #
all - tutte 11.574
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 11.574
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2019/2020444 0 0 0 0 0 0 102 117 88 55 43 39
2020/2021363 25 52 16 17 11 52 6 27 49 60 17 31
2021/2022466 12 35 49 18 68 9 11 52 32 39 62 79
2022/2023610 114 124 41 34 39 70 14 41 54 21 21 37
2023/2024413 43 46 30 12 36 47 39 42 8 29 43 38
2024/2025579 47 29 113 95 131 125 39 0 0 0 0 0
Totale 3.549