Testing power-analysis attack susceptibility in Register Transfer Level designs