Dual-core lock-step techniques have emerged as an effective approach to enhance the fault tolerance (FT) capabilities of many safety-critical and mission-critical systems [3, 5], since the probability of faults in digital electronic devices has increased with technology scaling, voltage margin reduction and statistical process variations [6]. While lock-step techniques offer significant advantages, they also come with certain drawbacks related to the implementation of checkpoints and restore methodologies required to save the last correct state of the core and restore it in case of mismatches in the logic due to faults [4]. This paper shows a way of overcoming the disadvantages related to checkpointing and restore methodologies, applying an interleaved execution paradigm inside a dual-core lock-step architecture with a shared redundant Register file, earning in execution time and area overhead.
Homogeneous Tightly-Coupled Dual Core Lock-Step with No Checkpointing Redundancy / Barbirotta, Marcello; Menichelli, Francesco; Mastrandrea, Antonio; Cheikh, Abdallah; Jamili, Saeid; Angioli, Marco; Olivieri, Mauro. - 1113:(2023), pp. 363-368. (Intervento presentato al convegno 54th Annual Meeting of the Italian Electronics Society tenutosi a Noto (SR), Italy) [10.1007/978-3-031-48711-8_44].
Homogeneous Tightly-Coupled Dual Core Lock-Step with No Checkpointing Redundancy
Marcello Barbirotta;Francesco Menichelli;Antonio Mastrandrea;Abdallah Cheikh;Saeid Jamili;Marco Angioli;Mauro Olivieri
2023
Abstract
Dual-core lock-step techniques have emerged as an effective approach to enhance the fault tolerance (FT) capabilities of many safety-critical and mission-critical systems [3, 5], since the probability of faults in digital electronic devices has increased with technology scaling, voltage margin reduction and statistical process variations [6]. While lock-step techniques offer significant advantages, they also come with certain drawbacks related to the implementation of checkpoints and restore methodologies required to save the last correct state of the core and restore it in case of mismatches in the logic due to faults [4]. This paper shows a way of overcoming the disadvantages related to checkpointing and restore methodologies, applying an interleaved execution paradigm inside a dual-core lock-step architecture with a shared redundant Register file, earning in execution time and area overhead.File | Dimensione | Formato | |
---|---|---|---|
Barbirotta_Homogeneous_2023.pdf
solo gestori archivio
Tipologia:
Documento in Post-print (versione successiva alla peer review e accettata per la pubblicazione)
Licenza:
Tutti i diritti riservati (All rights reserved)
Dimensione
263.07 kB
Formato
Adobe PDF
|
263.07 kB | Adobe PDF | Contatta l'autore |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.