This paper presents a novel ultra-low-power ultra-low-voltage operational transconductance amplifier (OTA). The OTA operates with a 0.3V supply voltage and shows remarkable bandwidth performance with very limited power consumption, owing to the use of current mirrors with gain. Low impedance internal nodes of the current mirrors allow to boost gain and bandwidth, adding only high-frequency poles to the frequency response. Therefore, the compensation of the proposed OTA can be achieved through a dominant pole at the output, as in conventional cascode amplifiers. The circuit employs two identical input stages with cross-coupled inputs to improve common-mode rejection ratio (CMRR) performance, and a differential-to-single-ended output stage. The resulting architecture achieves a remarkable FOMS value, as demonstrated by the simulations performed in a commercial 130nm CMOS technology.
High-efficiency 0.3V OTA in CMOS 130nm technology using current mirrors with gain / Della Sala, R.; Centurelli, F.; Monsurro, P.; Scotti, G.. - (2022), pp. 69-72. (Intervento presentato al convegno PRIME 22: 17th Conference on Ph.D. Research in Microelectronics and Electronics tenutosi a Villasimius) [10.1109/PRIME55000.2022.9816823].
High-efficiency 0.3V OTA in CMOS 130nm technology using current mirrors with gain
Della Sala R.;Centurelli F.;Monsurro P.;Scotti G.
2022
Abstract
This paper presents a novel ultra-low-power ultra-low-voltage operational transconductance amplifier (OTA). The OTA operates with a 0.3V supply voltage and shows remarkable bandwidth performance with very limited power consumption, owing to the use of current mirrors with gain. Low impedance internal nodes of the current mirrors allow to boost gain and bandwidth, adding only high-frequency poles to the frequency response. Therefore, the compensation of the proposed OTA can be achieved through a dominant pole at the output, as in conventional cascode amplifiers. The circuit employs two identical input stages with cross-coupled inputs to improve common-mode rejection ratio (CMRR) performance, and a differential-to-single-ended output stage. The resulting architecture achieves a remarkable FOMS value, as demonstrated by the simulations performed in a commercial 130nm CMOS technology.File | Dimensione | Formato | |
---|---|---|---|
DellaSala_High-efficiency_2022.pdf
solo gestori archivio
Tipologia:
Versione editoriale (versione pubblicata con il layout dell'editore)
Licenza:
Tutti i diritti riservati (All rights reserved)
Dimensione
354.82 kB
Formato
Adobe PDF
|
354.82 kB | Adobe PDF | Contatta l'autore |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.