Performance of the low-voltage and power-efficient analog-to-digital (A/D) converters, like cyclic and pipeline topologies, can be significantly enhanced by using advanced analog cores. This paper describes a careful switched capacitor (SC) architecture that can be used as a simple low-voltage implementation of the flip-around sample-and-hold (S/H) circuit. The S/H has been simulated in a 0.13μm CMOS technology featuring a signal to noise and distortion ratio (SNDR) of -75dB at 12Ms/s for a 1Vpp output voltage. Theoretical calculations and experimental results are also given to demonstrate its validity. ©2009 IEEE.
Titolo: | Near-optimum switched capacitor sample-and-hold circuit |
Autori: | |
Data di pubblicazione: | 2009 |
Handle: | http://hdl.handle.net/11573/56210 |
ISBN: | 9781424443109 |
Appartiene alla tipologia: | 04b Atto di convegno in volume |
File allegati a questo prodotto
File | Note | Tipologia | Licenza | |
---|---|---|---|---|
Centurelli_Near-optimum_2009.pdf | Versione editoriale (versione pubblicata con il layout dell'editore) | Tutti i diritti riservati (All rights reserved) | Administrator Richiedi una copia |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.