This paper presents an efficient solution to reduce the power consumption of the popular linear feedback shift register by exploiting the gated clock approach. The power reduction with respect to other gated clock schemes is obtained by an efficient implementation of the logic gates and properly reducing the number of XOR gates in the feedback network. Transistor level simulations are performed by using standard cells in a 28-nm FD-SOI CMOS technology and a 300-MHz clock. Simulation results show a power reduction with respect to traditional implementations, which reaches values higher than 30%.

A novel clock gating approach for the design of low-power linear feedback shift register / Giustolisi, Gianluca; Mita, Rosario; Palumbo, Gaetano; Scotti, Giuseppe. - In: IEEE ACCESS. - ISSN 2169-3536. - 10:(2022), pp. 1-7. [10.1109/ACCESS.2022.3207151]

A novel clock gating approach for the design of low-power linear feedback shift register

Giuseppe Scotti
Ultimo
2022

Abstract

This paper presents an efficient solution to reduce the power consumption of the popular linear feedback shift register by exploiting the gated clock approach. The power reduction with respect to other gated clock schemes is obtained by an efficient implementation of the logic gates and properly reducing the number of XOR gates in the feedback network. Transistor level simulations are performed by using standard cells in a 28-nm FD-SOI CMOS technology and a 300-MHz clock. Simulation results show a power reduction with respect to traditional implementations, which reaches values higher than 30%.
2022
complementary pass-transistor logic (CPL); gated clock; linear feedback shift register (LFSR); low-power design; transmission gate (TG)
01 Pubblicazione su rivista::01a Articolo in rivista
A novel clock gating approach for the design of low-power linear feedback shift register / Giustolisi, Gianluca; Mita, Rosario; Palumbo, Gaetano; Scotti, Giuseppe. - In: IEEE ACCESS. - ISSN 2169-3536. - 10:(2022), pp. 1-7. [10.1109/ACCESS.2022.3207151]
File allegati a questo prodotto
File Dimensione Formato  
Giustolisi_A Novel Clock_2022.pdf

accesso aperto

Tipologia: Documento in Post-print (versione successiva alla peer review e accettata per la pubblicazione)
Licenza: Creative commons
Dimensione 1.34 MB
Formato Adobe PDF
1.34 MB Adobe PDF

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11573/1654879
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 3
  • ???jsp.display-item.citation.isi??? 2
social impact