With the continuous scaling of CMOS technology, which has now reached the 3 nm nodeat production level, static power begins to dominate the power consumption of nanometer CMOSintegrated circuits. A novel class of security attacks to cryptographic circuits which exploit thecorrelation between the static power and the secret keys was introduced more than ten years ago,and, since then, several successful key recovery experiments have been reported. These results clearlydemonstrate that attacks exploiting static power (AESP) represent a serious threat for cryptographicsystems implemented in nanometer CMOS technologies. In this work, we analyze the effectivenessof the Standard Cell Delay-based Precharge Logic (SC-DDPL) style in counteracting static power side-channel attacks. Experimental results on an FPGA implementation of a compact PRESENT crypto-core show that the SC-DDPL implementation allows a great improvement of all the security metricswith respect to the standard CMOS implementation and other state-of-the-art countermeasures suchas WDDL and MDPL.

SC-DDPL as a countermeasure against static power side-channel attacks / Bellizia, Davide; Della Sala, Riccardo; Scotti, Giuseppe. - In: CRYPTOGRAPHY. - ISSN 2410-387X. - 5:3(2021). [10.3390/cryptography5030016]

SC-DDPL as a countermeasure against static power side-channel attacks

Davide Bellizia
;
Riccardo Della Sala
;
Giuseppe Scotti
2021

Abstract

With the continuous scaling of CMOS technology, which has now reached the 3 nm nodeat production level, static power begins to dominate the power consumption of nanometer CMOSintegrated circuits. A novel class of security attacks to cryptographic circuits which exploit thecorrelation between the static power and the secret keys was introduced more than ten years ago,and, since then, several successful key recovery experiments have been reported. These results clearlydemonstrate that attacks exploiting static power (AESP) represent a serious threat for cryptographicsystems implemented in nanometer CMOS technologies. In this work, we analyze the effectivenessof the Standard Cell Delay-based Precharge Logic (SC-DDPL) style in counteracting static power side-channel attacks. Experimental results on an FPGA implementation of a compact PRESENT crypto-core show that the SC-DDPL implementation allows a great improvement of all the security metricswith respect to the standard CMOS implementation and other state-of-the-art countermeasures suchas WDDL and MDPL.
File allegati a questo prodotto
File Dimensione Formato  
Bellizia_SC-DDPL _2021.pdf

accesso aperto

Tipologia: Versione editoriale (versione pubblicata con il layout dell'editore)
Licenza: Creative commons
Dimensione 3.82 MB
Formato Adobe PDF
3.82 MB Adobe PDF Visualizza/Apri PDF

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11573/1557539
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 0
  • ???jsp.display-item.citation.isi??? 0
social impact