In this work a dynamic biasing circuit for current conveyor (CCII) applications is proposed and discussed with circuitry details. This solution, applied for the first time to current-mode circuits, allows to decrease the steady state power consumption of the considered circuit, minimally affecting its performance. The dynamic biasing solution here conceived is able to sense the input signal providing an extra current to the CCII only when an input voltage variation occurs. The proposed conveyor shows a good transient response and allows to combine the needs of both low-power and high slew-rate characteristics that are mandatory in many practical applications and wireless systems. A case-study is also illustrated with simulation results.

Power-efficient dynamic-biased CCII / Barile, G.; Liberati, L.; Ferri, G.; Pantoli, L.; Stornelli, V.; Centurelli, F.; Monsurro, P.; Trifiletti, A.. - ELETTRONICO. - (2017), pp. 1-4. (Intervento presentato al convegno 2017 European Conference on Circuit Theory and Design, ECCTD 2017 tenutosi a Catania) [10.1109/ECCTD.2017.8093349].

Power-efficient dynamic-biased CCII

Centurelli, F.;Monsurro, P.;Trifiletti, A.
2017

Abstract

In this work a dynamic biasing circuit for current conveyor (CCII) applications is proposed and discussed with circuitry details. This solution, applied for the first time to current-mode circuits, allows to decrease the steady state power consumption of the considered circuit, minimally affecting its performance. The dynamic biasing solution here conceived is able to sense the input signal providing an extra current to the CCII only when an input voltage variation occurs. The proposed conveyor shows a good transient response and allows to combine the needs of both low-power and high slew-rate characteristics that are mandatory in many practical applications and wireless systems. A case-study is also illustrated with simulation results.
2017
2017 European Conference on Circuit Theory and Design, ECCTD 2017
CCII; Dynamic biasing; low-power; slew-rate; Hardware and Architecture; Electrical and Electronic Engineering; Electronic, Optical and Magnetic Materials
04 Pubblicazione in atti di convegno::04b Atto di convegno in volume
Power-efficient dynamic-biased CCII / Barile, G.; Liberati, L.; Ferri, G.; Pantoli, L.; Stornelli, V.; Centurelli, F.; Monsurro, P.; Trifiletti, A.. - ELETTRONICO. - (2017), pp. 1-4. (Intervento presentato al convegno 2017 European Conference on Circuit Theory and Design, ECCTD 2017 tenutosi a Catania) [10.1109/ECCTD.2017.8093349].
File allegati a questo prodotto
File Dimensione Formato  
Barile_Power-efficient_2017.pdf

solo gestori archivio

Tipologia: Versione editoriale (versione pubblicata con il layout dell'editore)
Licenza: Tutti i diritti riservati (All rights reserved)
Dimensione 283.24 kB
Formato Adobe PDF
283.24 kB Adobe PDF   Contatta l'autore

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11573/1119528
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 3
  • ???jsp.display-item.citation.isi??? 1
social impact