DELAY INSENSITIVE MICRO-PIPELINED COMBINATIONAL LOGIC