A working synthesis system for delay insensitive (DI) VLSI design is used as a case study to investigate the correspondence between theoretical formalization and electric circuit operation. Most of the previous research has treated DI VLSI design from a formal point of view. We illustrate the new features involved in the electrical design and characterization of DI cells, reporting circuit schematic and standard cell characterization results. Some integrated circuits built with the cells have been fabricated.
DESIGN AND CHARACTERIZATION OF A STANDARD CELL SET FOR DELAY INSENSITIVE VLSI DESIGN / A., Degloria; Paolo, Faraboschi; Olivieri, Mauro. - In: IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. 2, ANALOG AND DIGITAL SIGNAL PROCESSING. - ISSN 1057-7130. - 41:6(1994), pp. 410-415. [10.1109/82.300201]
Scheda prodotto non validato
Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo
Titolo: | DESIGN AND CHARACTERIZATION OF A STANDARD CELL SET FOR DELAY INSENSITIVE VLSI DESIGN | |
Autori: | ||
Data di pubblicazione: | 1994 | |
Rivista: | ||
Citazione: | DESIGN AND CHARACTERIZATION OF A STANDARD CELL SET FOR DELAY INSENSITIVE VLSI DESIGN / A., Degloria; Paolo, Faraboschi; Olivieri, Mauro. - In: IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. 2, ANALOG AND DIGITAL SIGNAL PROCESSING. - ISSN 1057-7130. - 41:6(1994), pp. 410-415. [10.1109/82.300201] | |
Handle: | http://hdl.handle.net/11573/43151 | |
Appartiene alla tipologia: | 01a Articolo in rivista |