Neurofuzzy min-max networks implementation on FPGA