This paper provides a detailed and systematic analysis of the mechanisms inducing voiding during high-temperature reliability tests in aluminum via holes in a 130-nm process for CMOS imagers. Finite-element simulations have been performed to derive the mechanical-stress profile in the examined structures, while a set of physical measurements and microscopy techniques have been used to analyze the microstructure of the polycrystalline materials that fill the via holes. Experiments have been designed on the basis of the simulation results, and consisted of some simple changes to the fabrication-technology steps. The failure rate on a few hundreds of samples was checked and compared with reference samples of the production line. The test allowed suggesting variations to a few process parameters that proved to be effective.

Stress-Induced Via Voiding in a 130-nm CMOS Imager Process / Omar Al, Qweider; Fabio, Grisanti; Nascetti, Augusto; Felice, Russo; Massimo, Sena; Irrera, Fernanda. - In: IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY. - ISSN 1530-4388. - 10:1(2010), pp. 100-107. [10.1109/tdmr.2009.2035814]

Stress-Induced Via Voiding in a 130-nm CMOS Imager Process

NASCETTI, Augusto;IRRERA, Fernanda
2010

Abstract

This paper provides a detailed and systematic analysis of the mechanisms inducing voiding during high-temperature reliability tests in aluminum via holes in a 130-nm process for CMOS imagers. Finite-element simulations have been performed to derive the mechanical-stress profile in the examined structures, while a set of physical measurements and microscopy techniques have been used to analyze the microstructure of the polycrystalline materials that fill the via holes. Experiments have been designed on the basis of the simulation results, and consisted of some simple changes to the fabrication-technology steps. The failure rate on a few hundreds of samples was checked and compared with reference samples of the production line. The test allowed suggesting variations to a few process parameters that proved to be effective.
2010
finite-element methods; stress; crystal growth; integrated-circuit (ir) reliability
01 Pubblicazione su rivista::01a Articolo in rivista
Stress-Induced Via Voiding in a 130-nm CMOS Imager Process / Omar Al, Qweider; Fabio, Grisanti; Nascetti, Augusto; Felice, Russo; Massimo, Sena; Irrera, Fernanda. - In: IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY. - ISSN 1530-4388. - 10:1(2010), pp. 100-107. [10.1109/tdmr.2009.2035814]
File allegati a questo prodotto
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11573/230411
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo

Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 0
  • ???jsp.display-item.citation.isi??? 0
social impact