In this paper we describe the activities towards the design of a common framework for the Instrument Control and Data Processing Units for the three scientific payload instruments on board the joint ESA-JAXA SPICA mission, currently at the end of its phase A study. In this context, we started a program to assess modular architectures based on the use of a quad-core fault-tolerant LEON4 SPARC V8 processor on a SpaceWire network. We will describe the results of our initial tests using both Asymmetric Multi processing (AMP) and Symmetric Multi Processing (SMP) configurations. In addition, the possibility to adopt the RTEMS real time operating system, already space qualified on single core processors, will be evaluated both in terms of latency performances and of dynamical allocation of the resources. Finally, we will present the outline of the way forward for the next phases of the SPICA project.

Multicore processor based instrument control and data processing units design for the SPICA instruments / Ligori, Sebastiano; Di Giorgio, Anna Maria; Corcione, Leonardo; Capobianco, Vito; Bonino, Donata; Liù, Scigè; Galli, Emanuele; Russi, Andrea; Piazzo, Lorenzo; Falaschi, Alessandro. - 11443:(2020), pp. 896-903. (Intervento presentato al convegno PROCEEDINGS VOLUME 11443 SPIE ASTRONOMICAL TELESCOPES + INSTRUMENTATION tenutosi a Online Only) [10.1117/12.2561289].

Multicore processor based instrument control and data processing units design for the SPICA instruments

Piazzo, Lorenzo;Falaschi, Alessandro
2020

Abstract

In this paper we describe the activities towards the design of a common framework for the Instrument Control and Data Processing Units for the three scientific payload instruments on board the joint ESA-JAXA SPICA mission, currently at the end of its phase A study. In this context, we started a program to assess modular architectures based on the use of a quad-core fault-tolerant LEON4 SPARC V8 processor on a SpaceWire network. We will describe the results of our initial tests using both Asymmetric Multi processing (AMP) and Symmetric Multi Processing (SMP) configurations. In addition, the possibility to adopt the RTEMS real time operating system, already space qualified on single core processors, will be evaluated both in terms of latency performances and of dynamical allocation of the resources. Finally, we will present the outline of the way forward for the next phases of the SPICA project.
2020
PROCEEDINGS VOLUME 11443 SPIE ASTRONOMICAL TELESCOPES + INSTRUMENTATION
real time control systems; RTEMS; LEON4 processors; Spica
04 Pubblicazione in atti di convegno::04b Atto di convegno in volume
Multicore processor based instrument control and data processing units design for the SPICA instruments / Ligori, Sebastiano; Di Giorgio, Anna Maria; Corcione, Leonardo; Capobianco, Vito; Bonino, Donata; Liù, Scigè; Galli, Emanuele; Russi, Andrea; Piazzo, Lorenzo; Falaschi, Alessandro. - 11443:(2020), pp. 896-903. (Intervento presentato al convegno PROCEEDINGS VOLUME 11443 SPIE ASTRONOMICAL TELESCOPES + INSTRUMENTATION tenutosi a Online Only) [10.1117/12.2561289].
File allegati a questo prodotto
File Dimensione Formato  
Ligori_Multicore_2020.pdf

solo gestori archivio

Note: https://www.spiedigitallibrary.org/conference-proceedings-of-spie/11443/2561289/Multicore-processor-based-instrument-control-and-data-processing-units-design/10.1117/12.2561289.short
Tipologia: Versione editoriale (versione pubblicata con il layout dell'editore)
Licenza: Tutti i diritti riservati (All rights reserved)
Dimensione 2.38 MB
Formato Adobe PDF
2.38 MB Adobe PDF   Contatta l'autore

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11573/1472820
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 0
  • ???jsp.display-item.citation.isi??? 0
social impact