Parallelization of cycle-based logic simulation