Performance analysis of VLSI parallel architecture for Prolog.