A mathematical model for the output signal’s energy of a multidimensional ideal DAC is presented considering sampling clock jitter. More specifically, a new model is formulated to prove one-sided energy inequality for the output signal, for which the base time is affected by the jitter. Moreover, a family of annihilate operators is defined and applied to the ideal (one-dimensional) DAC model to estimate the output signal energy.
Mathematical Model for the Output Signal’s Energy of an Ideal DAC in the Presence of Clock Jitter / Loreti, Paola; Sarv Ahrabi, Sima; Vellucci, Pierluigi. - (2018), pp. 410-422. - LECTURE NOTES IN ELECTRICAL ENGINEERING. [10.1007/978-3-319-55011-4_20].
Mathematical Model for the Output Signal’s Energy of an Ideal DAC in the Presence of Clock Jitter
Loreti, Paola;Sarv Ahrabi, Sima;Vellucci, Pierluigi
2018
Abstract
A mathematical model for the output signal’s energy of a multidimensional ideal DAC is presented considering sampling clock jitter. More specifically, a new model is formulated to prove one-sided energy inequality for the output signal, for which the base time is affected by the jitter. Moreover, a family of annihilate operators is defined and applied to the ideal (one-dimensional) DAC model to estimate the output signal energy.| File | Dimensione | Formato | |
|---|---|---|---|
|
Loreti Sarv Ahrabi Vellucci.pdf
solo gestori archivio
Tipologia:
Versione editoriale (versione pubblicata con il layout dell'editore)
Licenza:
Tutti i diritti riservati (All rights reserved)
Dimensione
257.83 kB
Formato
Adobe PDF
|
257.83 kB | Adobe PDF | Contatta l'autore |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
