Sfoglia per Autore
A novel logic level calculation model for leakage currents in digital nano-CMOS circuits
2011-01-01 Abbas, Zia; Vanni, Genua; Olivieri, Mauro
Current controlled current conveyor (CCCII) and application using 65nm CMOS technology
2011-01-01 Abbas, Zia; Scotti, Giuseppe; Olivieri, Mauro
Yield optimization for low power current controlled current conveyor
2012-01-01 Abbas, Zia; M., Yakupov; Olivieri, Mauro; A., Ripp; G., Strobe
Sizing and optimization of low power process variation aware standard cells
2013-01-01 ABBAS, ZIA; KHALID, USMAN; OLIVIERI, Mauro
Design centering/yield optimization of power aware band pass filter based on CMOS current controlled current conveyor (CCCII+)
2013-01-01 Abbas, Zia; Olivieri, Mauro; Marat, Yakupov; Andreas, Ripp
Impact of technology scaling on leakage power in nano-scale bulk CMOS digital standard cells
2014-01-01 Abbas, Zia; Olivieri, Mauro
A Voltage-Based Leakage Current Calculation Scheme and its Application to Nanoscale MOSFET and FinFET Standard-Cell Designs
2014-01-01 Abbas, Zia; Mastrandrea, Antonio; Olivieri, Mauro
Optimal NBTI degradation and PVT variation resistant device sizing in a full adder cell
2015-01-01 Abbas, Zia; Olivieri, Mauro; Khalid, Usman; Ripp, Andreas; Pronath, Michael
Variability aware modeling of SEU induced failure probability of logic circuit paths in static conditions
2015-01-01 Khalid, Usman; Mastrandrea, Antonio; Abbas, Zia; Olivieri, Mauro
Variability aware modeling of SEU induced failure probability of logic circuit paths in static conditions
2015-01-01 Khalid, Usman; Mastrandrea, Antonio; Abbas, Zia; Olivieri, Mauro
Yield-driven power-delay-optimal CMOS full-adder design complying with automotive product specifications of PVT variations and NBTI degradations
2016-01-01 Abbas, Zia; Olivieri, Mauro; Ripp, Andreas
Optimal transistor sizing for maximum yield in variation-aware standard cell design
2016-01-01 Abbas, Zia; Olivieri, Mauro
Geometry scaling impact on leakage currents in FinFET standard cells based on a logic-level leakage estimation technique
2018-01-01 Abbas, Zia; Zahra, Andleeb; Olivieri, Mauro; Mastrandrea, Antonio
LEADER: Leakage currents estimation technique for aging degradation aware 16 nm CMOS circuits
2019-01-01 Abbas, Z.; Zahra, A.; Olivieri, M.
Legenda icone
- file ad accesso aperto
- file disponibili sulla rete interna
- file disponibili agli utenti autorizzati
- file disponibili solo agli amministratori
- file sotto embargo
- nessun file disponibile